 |
|
|
|
Maxim >
设计支持
> 应用笔记
>
[T/E载波与分组产品]
| |
关键词: interleaved bus operation, IBO, framers, MUX, PCI, frame interleaving, hdlc controller, T1, E1, T3, E3
|
|
相关型号
|
|
APP 3760: Mar 20, 2006
|
 下载，PDF格式 (63kB)
|
|
|
| 应用笔记3760
|
Interleaved Bus Operation |
Abstract: This application note shows how to configure the Interleaved Bus Operation (IBO) with the DS21FF44 framers by using the DS31256 HDLC controller onto a PCI bus. Other Dallas Semiconductor framers and transceivers will be used as well.
Overview
This application note describes how to configure an E1 framer for Interleaved Bus Operation (IBO). Interleaved Bus Operation (IBO) is designed for multiplexing data streams from numerous devices onto a single bus. The DS21FF44 framers will be used with a DS31256 HDLC controller onto a PCI bus (Figure 1). Other Maxim/Dallas Semiconductor T1/E1 framers and transceivers will also be featured. The hardware connections will be identical on a T1 framer.
Figure 1. Example of an 8.192MHz interleaved bus in byte mode.
Hardware
Figure 2 illustrates a normal configuration of hardware connections. If the application requires frame interleaving, then TCLK and RCLK must be frequency-locked to TSYSCLK and RSYSCLK (i.e., frame slips cannot occur). Frame slips are acceptable in byte-interleaved applications. Also, RSYNC and TSSYNC must be tied together. (In IBO mode the receiver is not independent of the transmitter.)
Figure 2. Connections for IBO mode.
The sync pulse must be phase-locked to the 8.192MHz clock, as shown in Figure 3. The hardware for a T1 framer differs only in the use of a 1.544MHz clock to connect to TCLK/RCLK instead of an E1 frequency clock. Furthermore, in T1 every fourth channel is unused and forced to 0xFF. Consult the IBO section in the T1 data sheet for details.
Figure 3. Timing diagrams for IBO mode.
Refer to Section 22 of the DS21FF44 data sheet for additional timing diagrams. More information about the IBO can be found in Section 20 of the data sheet.
Software
The chip must be configured for IBO functionality. Configuration includes the setting the IBO registers, enabling the elastic stores, and configuring TSYNC and RSYNC correctly. (See the detailed register listing in the Table 1 below.) Additionally, users must select the 2.048MHz mode for the system clocks (for both T1 and E1 framers).
Table 1. The Bits That Must Be Set on All 16 Framers
DS21FF42/FT42
DS21Q44
DS21354/554
Registers |
DS21352/552
DS21Q42
Registers |
Comment |
| RCR1.5 = 1 |
RCR2.3 = 1 |
RSYNC is an input. |
| RCR2.1 = 1 |
CCR1.2 = 1 |
Receive elastic store is enabled. |
| RCR2.2 = 1 |
CCR1.3 = 1 |
RSYSCLK is 2.048/4.096/8.192 MHz. |
| TCR1.0 = 1 |
TCR2.2 = 1 |
TSYNC is an output. |
| CCR3.1 = 1 |
CCR1.4 = 1 |
TSYSCLK is 2.048/4.096/8.192 MHz. |
| CCR3.7 = 1 |
CCR1.7 = 1 |
Transmit elastic store is enabled. |
| IBO = 0x09 |
IBO = 0x09 |
IBO enabled, byte mode, master devices (framers 1, 5, 9, 13) |
| IBO = 0x08 |
IBO = 0x08 |
IBO enabled, byte mode, slave devices (framers 2-4, 6-8, 10-12, 14-16)
|
Conclusion
This application note has shown how to configure a DS21FF44 for Interleaved Bus Operation (IBO) with various Dallas Semiconductor HDLC controller, E1 framer, and transceiver devices.
If you have further questions about our framers, transceivers or HDLC controller products, please contact the Telecommunication Applications support team by email at: or call 01-972-371-6555.
| 相关型号 | |
APP 3760: Mar 20, 2006
|
| DS21352 |
3.3V DS21352及5V DS21552 T1单芯片收发器 |
完整的数据资料
(PDF, 1.1MB)
|
免费样品
|
| DS21354 |
3.3V/5V、E1单芯片收发器(SCT) |
完整的数据资料
(PDF, 960kB)
|
免费样品
|
| DS21552 |
3.3V DS21352及5V DS21552 T1单芯片收发器 |
完整的数据资料
(PDF, 1.1MB)
|
免费样品
|
| DS21554 |
3.3V/5V、E1单芯片收发器(SCT) |
完整的数据资料
(PDF, 960kB)
|
免费样品
|
| DS21602 |
3.3V/5V时钟速率适配器 |
完整的数据资料
(PDF, 112kB)
|
免费样品
|
| DS21FF42 |
4 x 4、16通道、T1成帧器/4 x 3、12通道、T1成帧器 |
完整的数据资料
(PDF, 704kB)
|
|
| DS21FF44 |
4x3、12通道、E1成帧器/4x4、16通道、E1成帧器 |
完整的数据资料
(PDF, 704kB)
|
|
| DS21FT42 |
4 x 4、16通道、T1成帧器/4 x 3、12通道、T1成帧器 |
完整的数据资料
(PDF, 704kB)
|
|
| DS21FT44 |
4x3、12通道、E1成帧器/4x4、16通道、E1成帧器 |
完整的数据资料
(PDF, 704kB)
|
|
| DS21Q352 |
四路T1/E1收发器(3.3V, 5.0V) |
完整的数据资料
(PDF, 176kB)
|
免费样品
|
| DS21Q354 |
四路T1/E1收发器(3.3V, 5.0V) |
完整的数据资料
(PDF, 176kB)
|
免费样品
|
| DS21Q42 |
增强的四路、T1成帧器 |
完整的数据资料
(PDF, 960kB)
|
免费样品
|
| DS21Q44 |
增强的四路、E1成帧器 |
完整的数据资料
(PDF, 712kB)
|
|
| DS21Q552 |
四路T1/E1收发器(3.3V, 5.0V) |
完整的数据资料
(PDF, 176kB)
|
免费样品
|
| DS21Q554 |
四路T1/E1收发器(3.3V, 5.0V) |
完整的数据资料
(PDF, 176kB)
|
免费样品
|
| DS3112 |
TEMPE T3/E3复用器、3.3V T3/E3成帧器及M13/E13/G.747复用器 |
完整的数据资料
(PDF, 2.4MB)
|
免费样品
|
| DS31256 |
256通道、高吞吐率HDLC控制器 |
完整的数据资料
(PDF, 1.2MB)
|
|
|
自动更新
需要自动接收最新发布的应用笔记吗？请订阅EE-Mail™ (English only)。
我们期待您的反馈！
喜欢？不喜欢？有待改善？或为我们提供建议？请与我们联系 — 我们将根据您的意见或建议改善我们的工作。
网页评价或提供建议
|
下载，PDF格式 (63kB)
AN3760,
AN 3760,
APP3760,
Appnote3760,
Appnote 3760
|
|
|
|
|
|
|
|
